Building FPGA Bitstreams with Open-Source Tools

Michael Tretter – m.tretter@pengutronix.de FOSDEM 2023



https://www.pengutronix.de

About Me

- Michael Tretter
- Embedded Linux developer
- Pengutronix
- Graphics team





Agenda

- Open-source FPGA toolchain
- FPGA-based example system
- Insights and pain points
- Conclusion and next steps

Use Cases for FPGAs

- Real-time requirements
- High data-throughput
- Prototyping



FPGA Toolchain



Previous Talks

- The Woos and Woes of Open-Source FPGA-Tools
 - Steffen Trumtrar
 - youtu.be/_0lpv9Rf1Rc
- Building Open Hardware with Open Software
 - Michael Tretter
 - youtu.be/HgRZpe702JM

RISC-V Soft-Core CPU

VexRiscv (SpinalHDL) BOOM (Chisel)

Rocket (Chisel) CVA6 (SystemVerilog)



Linux on LiteX

- LiteX as Verilog generator
- Implemented in Migen
- VexRiscv SMP example



8

Linux on LiteX and Custom Cores

How do we add our own custom cores (written in Verilog) to the FPGA bitstream?



Demo System

- LambdaConcept ECPIX-5
- VexRiscv with Linux
- WS2812 LED ring
- CNC handwheel

VexRiscv with Linux

- LiteX platform support → lambdaconcept_ecpix5.py
- VexRiscv core as Verilog created from SpinalHDL
- Wrapped into Migen and Python for LiteX
- Example target with LiteDRAM and LiteSDCard

WS2812 LED Ring

- WS2812 protocol
- LED core in LiteX
- MMIO bus slave
- 4 bytes per LED



CNC Handwheel

- Two signal pulse encoder
- https://shadowcode.io/ quadrature-decoder-verilog
- Wrapped in Python for LiteX
- Runs as bus master



Putting it All Together



Integration into LiteX

- Create new LiteX target → PtxSoC
- Inherit lambdaconcept_ecpix5.BaseSoC
- Configure and instantiate base SoC
- Reconfigure Pmod I/O pins
- Add WS2812 core
- Add Rotary_Encoder core

Encountered and Fixed Issues

- Linux failed to access SD card after adding custom cores
- Linux needs to use device tree generated by LiteX

- ROM code changes required rerun of place and route
- Update memory in bitstream after synthesis





- Bugs in Migen are not fixed anymore
- Yocto environment is not as reproducible as expected
- JTAG debugging of VexRiscv cannot be used via ECP5 JTAG



- Adding and customizing LiteX targets is convenient
- Step from "blinky" to SoC is large
- Various system components must be kept in sync



- Kernel CI for Linux-on-LiteX-VexRiscv?
- Linux on VexRiscV boot time?
- Multi-core VexRiscv?
- RISC-V core replacement?

Show me the Source

https://github.com/pengutronix/meta-ptx-fpga

Thank You!

Michael Tretter – m.tretter@pengutronix.de Steffen Trumtrar – s.trumtrar@pengutronix.de



https://www.pengutronix.de